본문 바로가기 주메뉴 바로가기

Optic Module Solution

Optic Module Solution

  • 2025-02-18
  • SiTime
  • 관리자

SiTime MEMS Timing Benefits

Complete MEMS XO portfolio

70 fs and 200 fs jitter grades

2016, 2520, 3225 packages

LVPECL, LVDS, HCSL, Low-power HCSL, FlexSwing™

Most robust in real world conditions

Immunity to supply noise

105°C, resistant to heat

No activity or frequency jumps

Integrated MEMS, easy to use

50% smaller

On-chip LDO reducing BOM

No quartz reliability issues

Smallest package and integrated resistors –50% less area

Image
Smallest package and integrated resistors – 50% less area

FlexSwing™ delivers 30% power savings vs. LVPECL, enables chipset flexibility

Image
FlexSwing™ delivers 30% power savings vs. LVPECL, enables chipset flexibility

Ultra-low jitter offering down to 70 fsec

DevicesJitter GradeFunctionKey Features
Differential XO
SiT9501  25 to 644.53125 MHz
 Buy Now
70 fsecReference clock for high-speed PHYs14 standard frequencies, 105°C, 2016/2520/3225 pkgs.
Differential XO
SiT9375  25 to 644.53125 MHz
 Buy Now
200 fsecReference clock for high-speed PHYs31 standard frequencies, 105°C, 2016/2520/3225 pkgs.
Differential XO
SiT9365  
 Buy Now
SiT9366  
 Buy Now
SiT9367  
 Buy Now
230 fsecReference clock for high-speed PHYs1 to 725 MHz, 105°C, 3225/5032/7050 pkgs.

MEMS Timing Outperforms Quartz

Ultra-Low Phase Noise, 156.25 MHz

Ultra-Low Phase Noise, 644.53125 MHz

Image
SiTime – Ultra-Low Phase Noise, 156.25 MHz
Image
SiTime – Ultra-Low Phase Noise 644.53125 MHz

 

Excellent Stability

Better PSNR (Power Supply Noise Rejection)

Image
SiTime – Excellent Stability
Image
SiTime – Better PSNR (Power Supply Noise Rejection)

 

Higher Reliability

Smallest Packages

Image
SiTime timing devices are up to 50x more reliable than legacy quartz
Image
SiTime – Smallest Packages
  • 적용분야:  

TOP